{
 "id": "KSU-HW-SEC/Verilog_code",
 "owner": "KSU-HW-SEC",
 "name": "Verilog_code",
 "downloads": 28,
 "likes": 2,
 "last_modified": "2024-05-18T10:44:49.000Z",
 "stated_licence": "apache-2.0",
 "stated_from": "tag",
 "licence_name": null,
 "licence_link": null,
 "file_licence": null,
 "licence_files": [],
 "sources": [],
 "gated": false,
 "tasks": [],
 "citation": null,
 "signal": "permissive",
 "reason": "The declared licence (apache-2.0) is classified as permissive.",
 "revision": "040d668b515c1966422bd5477304e437a922bc06",
 "stated_evidence": "https://huggingface.co/datasets/KSU-HW-SEC/Verilog_code/blob/040d668b515c1966422bd5477304e437a922bc06/README.md",
 "file_evidence": "https://huggingface.co/datasets/KSU-HW-SEC/Verilog_code/tree/040d668b515c1966422bd5477304e437a922bc06",
 "card_nc": false
}