{
 "id": "bnadimi/PyraNet-Verilog",
 "owner": "bnadimi",
 "name": "PyraNet-Verilog",
 "downloads": 218,
 "likes": 32,
 "last_modified": "2025-09-19T17:20:43.000Z",
 "stated_licence": "cc-by-nc-sa-4.0",
 "stated_from": "tag",
 "licence_name": null,
 "licence_link": null,
 "file_licence": null,
 "licence_files": [],
 "sources": [],
 "gated": false,
 "tasks": [
  "text-generation",
  "text2text-generation"
 ],
 "citation": "@INPROCEEDINGS{11133406,\n  author={Nadimi, Bardia and Boutaib, Ghali Omar and Zheng, Hao},\n  booktitle={2025 62nd ACM/IEEE Design Automation Conference (DAC)}, \n  title={PyraNet: A Multi-Layered Hierarchical Dataset for Verilog}, \n  year={2025},\n  volume={},\n  number={},\n  pages={1-7},\n  keywords={Codes;Design automation;Accuracy;Large language models;Transformers;Hardware design languages;Large Language Models;fine-tuning;Verilog;dataset;transformers},\n  doi={10.1109/DAC63849.2025.11133406}}",
 "signal": "restrictive",
 "reason": "The declared licence (cc-by-nc-sa-4.0) is classified as having use restrictions.",
 "revision": "87b56d5b3d014eb424200a96bc5f37feb6c8612f",
 "stated_evidence": "https://huggingface.co/datasets/bnadimi/PyraNet-Verilog/blob/87b56d5b3d014eb424200a96bc5f37feb6c8612f/README.md",
 "file_evidence": "https://huggingface.co/datasets/bnadimi/PyraNet-Verilog/tree/87b56d5b3d014eb424200a96bc5f37feb6c8612f",
 "card_nc": false
}