{
 "id": "develoco/Verilog_GitHub",
 "owner": "develoco",
 "name": "Verilog_GitHub",
 "downloads": 29,
 "likes": 0,
 "last_modified": "2026-06-17T22:24:15.000Z",
 "stated_licence": "mit",
 "stated_from": "tag",
 "licence_name": null,
 "licence_link": null,
 "file_licence": null,
 "licence_files": [],
 "sources": [],
 "gated": false,
 "tasks": [],
 "citation": "@misc{https://doi.org/10.48550/arxiv.2212.11140,\n  doi = {10.48550/ARXIV.2212.11140},\n  url = {https://arxiv.org/abs/2212.11140},\n  author = {Thakur, Shailja and Ahmad, Baleegh and Fan, Zhenxing and Pearce, Hammond and Tan, Benjamin and Karri, Ramesh and Dolan-Gavitt, Brendan and Garg, Siddharth},\n  title = {Benchmarking Large Language Models for Automated Verilog RTL Code Generation},\n  publisher = {arXiv},\n  year = {2022},\n  copyright = {arXiv.org perpetual, non-exclusive license}\n}",
 "signal": "permissive",
 "reason": "The declared licence (mit) is classified as permissive.",
 "revision": "4dc489bddf4c6dec56bde384695d167eaa1bd351",
 "stated_evidence": "https://huggingface.co/datasets/develoco/Verilog_GitHub/blob/4dc489bddf4c6dec56bde384695d167eaa1bd351/README.md",
 "file_evidence": "https://huggingface.co/datasets/develoco/Verilog_GitHub/tree/4dc489bddf4c6dec56bde384695d167eaa1bd351",
 "card_nc": false
}